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Abstract
As CMOS technology is predicted to reach its scaling limit in the next decade, vari­
ous nanometer-scale devices have been investigated for future nano-electronics. One 
promising candidate is Single-Electron Tunneling (SET) technology which has ben­
efits of its ultra-low power consumption and sub-nanometer feature size. However, 
shrinking device dimension has negative impact on reliability and results in increased 
device failure rates. In that case, reliability issue is becoming one of the biggest 
concerns in designing practical nanosystems.
In this thesis, we propose a statistical reliability model for individual SET logic 
gates with the consideration of manufacture faults and random background charges. 
Instead of assuming a constant failure rate for logic gates as in the previous work, 
we show how logic inputs affect the reliability of individual gates and the overall 
reliability of the whole system. In particular, we study two typical SET logic gates 
(2-input NOR gate and 2-input NAND gate) to quantitatively relate gate reliability 
to actual process variations as well as input patterns through MATLAB and SIMON. 
This model can be used in future CAD tools to estimate tunneling events, energy 
consumption, and reliability of SET-based digital logic circuits.
iv
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Chapter 1
Introduction
1.1 Limits of CMOS Technology
Complementary metal-oxide-semiconductor (CMOS), is a major stream of integrated 
circuits in the recent years. During the past 25 years, Si-CMOS technology has been 
advancing along an exponential path of shrinking device dimensions and increasing 
packing density simultaneously. However, the original premise of the Moore’s law 
reveals that integrated circuits will double in transistor counts every 18 to 24 months 
[1]. We take processor as an example, if it sustains the growth model in Table 
1.1, the processor manufacturers would reach beyond a billion (109) transistors per 
processor core by 2007. The level of this development is not possible for today’s 
CMOS manufacture techniques [2]. Even with the deployment of CMOS transistors
1
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
I. INTRODUCTION
Table 1.1: Par,imeters o Process Adhered to Moore’s Law
Process Name P856 P858 Px60 P I 262 P I 264 P1266 P1268
1st Production 1997 1999 2001 2003 2005 2007 2009
Lithography 0.25//m 0.18/im 13/im 90nm 65nm 45nm 32nm
Gate Length 0 .20/xm 0.13/mi <70nm <50nm <35nm <25nm <18nm
Wafer Size(nm) 200 200 200—300 300 300 300 300
in large numbers, the future development of traditional CMOS transistors is not 
possible to be carried out due to increasing power consumption concerns as well. As 
depicted in Figure 1.1, to maintain exponential growth in packing density, the next- 
generation Pentium would literally require as much power for operation as a nuclear 
reactor in size comparative analysis. In such a state of affairs, the continued success of 
the electronic industry will increasingly depend on emerging nanotechnologies which 
have advanced rapidly in the recent past and has shown potential for large scales of 
integration, specifically of an order of a trillion (1012) devices in a square centimeter. 
Various nanometer-scale devices, such as single-electron tunneling transistors (SETs), 
resonant tunneling diodes (RTDs), and quantum dots and quantum cellular automata 
(QCA), have been investigated for future nanoelectronics epoch. In this thesis, we are 
focusing on Single-Electron Tunneling (SET) technology which has been extensively 
investigated for ultra-low power consumption and sub-nanometer feature size. So far, 
many SET-based circuits have been experimentally demonstrated.
1.2 Introduction to SET Technology
The principle of SET is to use the controllable transfer of single electrons for the 
functionating. Although, the first observation of single electron can be traced back 
to the early 1920s, when Robert Millikan manipulated single electrons onto oil drops,
2
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POWER EXTRAPOLATION
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Figure 1.1: Power Extrapolation of Processors Following Moore’s Law
the replication of feat in the solid state took until the late 1980s. Early theoretical 
work was done by Ben-Jacob and Gefen (1985) [3], Likharev and Zorin (1985) [4], and 
Averin and Likharev (1986) [5]. In 1987, Fulton and Dolan of Bell laboratories first 
demonstrated the feasibility of SET device [6]. Today, there is a standard procedure 
to build a single-electron transistor with a double angle evaporation method in the 
A l/A lO i material system [7].
1.2.1 Theoretical Background
A fundamental understanding of single-electron devices can be achieved by electro­
static in the statics. Supposing an electron is positioned closely to an uncharged 
metal sphere (called an island), it would feel a repulse force from the sphere. Here, 
the net charge Q of the system consisted of island and the electron is -e. Although
3
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1. INTRODUCTION
the fundamental charge e =  1.6 x 10~19 is very small on the scale of human being, it 
is rather strong for nanoscale. Assuming the sphere is lnm  in radius and surrounded 
by vacuum, the surface electric field would be remarkably large as 14MV/cm. This 
electrostatic repulsion is called Coulomb Blockade.
The necessary condition to observe single-electron phenomena such as Coulomb 
blockade is
Ec  = ^ >  kBT  (1.1)
where kB is Boltzmann’s constant (kB =  1.38 x 10~23m 2kgs~2K ~ 1), T  is the 
absolute temperature, C  is the total capacitance of the charged island, and e is the 
elementary charge (e =  1.6 x 10~19). Ec, here, is called Coulomb energy.
It is obvious that the characteristic capacitance of a single-electron system has 
to be quite small for operation at room temperature. Assuming T  =  300A” (room 
temperature), according to Equation 1.1,
E c = > kBT  =4> C <
2 C  2kBT
(1.6 x 1 0 -19)2
2 x 1.38 x lO" 23 x 300 
=  3 x 10-18
=  3(aF)
(1.2)
Equation 1.2 interprets that in order to observe the single-electron phenomena, 
the capacitance of the system should be on the order of 3aF, which means, the metal 
sphere has to be smaller than 5nm.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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The structure of Single-electron tunnel circuits normally consists islands, tunnel 
junctions, capacitors and ideal driven voltages. Electrons tunnel independently from 
island to island through tunnel junctions. The tunnel resistances must be larger than 
the fundamental resistance in order to  localize the electrons on islands.
L
R t  > R q =  - j  «  25813Q (1.3)
where h is Planck’s constant (h =  6.626068 x 10~34m 2kg/s).
An electron tunneling through a junction in the quantum scale is a stochastic
process. If we define Perror as the probability that the desired transport does not
occur, the switching delay can be expressed as:
In(Perror)Q bR t
“ ~ v ; \ - V c  "  (L4)
where R T is the tunnel resistance.
1.2.2 Fabrication Limitation
Over the past few years, there has been rapid progress in the fabrication of the 
single-electron devices. Table 1.2 shows some single-electron transistors with different 
manufacture methods.
Nevertheless, the technology of fabrication of single-electron devices is still in its 
infancy. There is still a large gap between the laboratory and industry fabrication.
Implementation of SET devices requires a fabrication of very small conducting 
particles, and their accurate positioning with respect to electrons. However, the
5
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Ta die 1.2: Some Single-Electron Transistors [8]
Materials (Island, 
Barrier)
Fabrication Method
Al, AlO x Evaporation through an e-beam-formed mask [9]
CdSe; organics Nanocrystal binding to prepatterned Au electrodes [10]
A l\A lO x Evaporation on a Si^N^ membrane with a nm-scale orifice [11]
Ti; Si Metal deposition on prepatterned silicon substrates [12]
Carboran molecule E-beam patterned, thin-film gate; STM electrode [13]
Si; S i0 2 E-beam patterning +  oxidation of a SIMOX layer [14]
Nb, NbOx Anodic oxidation using scanning probe [15]
technology for tight control of dimensions is not achievable at present. Although 
current nano-fabrication technologies have made possible small SET devices, the time 
for fabricating large SET circuits is still expected to be several decades away.
Further more, largely uncontrollable charge fluctuations, so-called random back­
ground charges, are a major obstacle for real world applications. Impurities and 
trapped electrons in the substrate induce charge on islands. Those unexpected charges 
usually destroy the correct function of the device. A single impurity electron located 
in an unanticipated position is possible to change the desired device behavior. As 
far as today’s processing techniques, it is not able to control the purity of materials 
enough to meet conditions suitable for SET device production.
Under these circumstance, simulators are largely used for verification of proposed 
circuits instead of real fabrication. In this thesis, simulations were done with SIMON 
(SIMulation Of N anostructures) [16].
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1.3 Reliability Issue of SET Technology
Nano-scale devices are more sensitive to a variety of random noises including the SET 
devices. As mentioned above, it is imagined tha t certain amount of charges (random 
background charges) would appear on nodes of SET devices during the fabrication 
process. These charges generate a biased voltage contributing to the total voltage 
across the SET device. The logic behavior could fail in tha t event and the circuit 
becomes less reliable. For tha t reason, reliability turns to be one of the biggest 
concerns in designing practical nano-systems.
Progress in research work on reliability issues of nano-electronic circuits involves 
two aspects. One is reliability evaluation and analysis. The other one is reliability 
improvement.
Reliability analysis refers to techniques for estimating circuit reliability, or finding 
acceptable error bounds of individual devices for reliable operation of the overall 
circuit. Among these techniques are Markov model [17], Markov random fields (MRF) 
[18], Bayesian formalism [19], probabilistic transfer matrix (PTM) [20], probabilistic 
gate model (PGM) and bifurcation method [21].
Reliability improvement, on the other hand, is to use various architectures or new 
encoding techniques for increased reliability. Modular redundancy is such a typical 
example [22] [23].
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
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1.4 A New Statistical Reliability Model of SET 
Technology
In most previous work, people analyze the reliability of SET circuit by assuming a 
constant value of failure rate which is not suitable in practise. The incorrect as­
sumptions lead to an improper result, and then turn into an inaccuracy guidelines for 
circuit designers.
In this thesis, we evaluate the reliability of SET-based logic gates by presenting a 
statistical model which takes into account the process variations (especially random 
background charges) and input patterns. By indicating the reliability of a gate is 
not independent of other gates in the circuit but affected by all its fan-ins, we set 
up a relationship between process variations and the error bound for reliable opera­
tions. Those results serve as an important line for researchers and circuit designers. 
Moreover, the general method can be applied to other gates and other nano-scale 
technologies although only SET-based 2-input NOR and 2-input NAND logic gates 
are discussed in this thesis.
1.5 Organization of Thesis
The organization of this thesis is as follows.
Chapter 2 is focused on the design of threshold logic functions in SET logic gates 
with the tunnel junctions’ specific behavior. The linear threshold logic gate’s structure  
is introduced here. The experiment subjects 2-input NOR gate and 2-input NAND 
gate are dissected here.
8
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Chapter 3 is devoted to the experiment of reliability of 2-input NOR gate and 
2-input NAND gate. Given two assumptions of process variations and correlation 
of the two inputs, we conduct a particular experiment to see how the reliability of 
the 2-input NOR gate and 2-input NAND gate depend on random noises as well as 
input patterns. In the later part of the chapter, we propose our statistical model of 
2-input NOR gate and 2-input NAND gate from the regression method, followed by 
the discussion on K-input gates.
In Chapter 4, bifurcation analysis is provided for finding out the error bound of 
2-input NAND gate and 2-input NOR gate. K-input gates and time complexity of 
the experiment are discussed later.
Chapter 5 comments on the future work and applications.
Chapter 6 is the conclusion part.
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
Chapter 2
Threshold Logic Gate
Originally, Threshold Logic Unit is an idea from neuron network as the origin of 
artificial neuron. It is first proposed by Warren McCulloch and Walter P itts [24] in 
1943. It employs a threshold or step function taking on the values of 1 or 0 only.
By comparing the SET tunnel junction’s specific behavior with the threshold logic 
unit, C. Lageweg applied it to the logic operations of SET [26]. The combination of 
these two opened up a new world in SET.
10
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2. THRESHOLD LOGIC GATE
out
Figure 2.1: Single-Electron Box
2.1 Single-Electron Box
The so-called Single-Electron Box is an example of electrons tunneling. It consists of 
a tunnel junction in series with a true capacitor. The single-electron box has been the 
subject of numerous experimental and theoretical research, since it is a good circuit 
element to exhibit Coulomb blockade phenomena. The first experimental realization 
of a single-electron box was achieved by Lafarge et al [25].
2.1.1 Theoretical Background of Single-Electron Box
In Single-Electron Box, the tunnel junction is considered as a leaky capacitor. An 
electron needs an adequate energy or voltage threshold to tunnel from one plate of 
the capacitor to the other side. The critical voltage in Figure 2.1 is a judgement to 
decide weather the tunnel event is possible.
Suppose the tunnel junction with a capacitance of Cj and the remainder of the 
circuit has an equivalent capacitance of C0 in the C /s  perspective. The critical voltage 
Vc for the junction is:
l l
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Vc 2 (Cj + Ce) (2'1}
In Equation 2.1, as well as in the remainder of this discussion, the charge of the 
electron is referred to as e =  1.6 x 10~19. Strictly speaking, it is not correct since 
the quantum of an electron is a negative value. However, it is much more convenient 
to consider it as positive. In this thesis, the true negative value is only taken into 
consideration when talking about the direction of the tunneling.
Generally speaking, if we define the voltage across a junction as Vj, a tunnel event 
will occur through this junction if and only if
\V j\> V c  (2 .2)
If |Vj| <  Vc for all junctions, the tunnel event cannot occur. We call that the 
circuit is in a stable state. The voltage of each component is resulting from the 
dissipation of the input voltage source, so each stable state determines a new output 
value. We restrict the number of possible stable states to two (“1” and “0” or “ON” 
and “OFF”) based on the Boolean input and output logic we are using in our research.
2.1.2 M athem atics in Single-Electron Box
In Figure 2.1, the node (island) between the tunnel junction Cj and the true capacitor 
C0 is considered as a node containing j  electrons.
When a tunnel event happens, electron can be added or removed from the island 
through tunnel junctions. When j  = 0, the charge on the island is 0. In the micro­
scopic view, the number of protons is the same as the electrons, which is so-called
12
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electrical equilibrium. If j  is smaller than 0, j  electrons were removed from the island. 
Since the electron has a negative charge, j  < 0 means that a positive charge is present 
on the island. Other if j  >  0, j  electrons were added to the island, and there is a 
negative charge present on the island.
The critical voltage Vc of the tunnel junction can be expressed as:
The voltage Vj (Figure 2.1) across the tunnel junction is:
V- =  V  • __ ^ ^ ___ =  -— nC° + ___3—_______  (2 4)J — y%n 1 1 T  sy I n  ri I n  t- n  n  V"1*)
Cj + C0
Ci + Co Cj + Co Cj +  Co
In Equation 2.4, the first item is due to capacitive division of the input voltage V*n 
over the capacitances Cj and C0. The second item is the voltage resulting from the 
je  charges on island divided by the total capacitance between the island and ground.
The output of the circuit is:
V ^ - V i n  ^  -  cj'+ C o  Cj + Co (2-5)
The circuit is in a stable state when \Vj\ < Vc. Combining Equation 2.3 and 
Equation 2.4 leads Equation 2.6.
13
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n\<V. -*■ I ^ # T +  jeC j+ C 0 Cj + Co' 2(Cj +  C0)
® . ^inCo . J®
<  -r2(Cj +  C0) Cj +  C0 Cj +  C0 2(Cj +  C0)
.e - . 2i e < y  < e ~ 2J'e (26 )
2 Co m 2 C0 [ }
Therefore, for any value of Vin, the circuit could reach a stable state with specific 
j  satisfying the above relation.
The gradual increase or decrease of the input voltage Vin from a stable state leads 
a similar increase or decrease of the output value in the circuit. Supposing the input 
voltage Vi„ increases from zero, the voltage across the junction Vj will eventually 
reach the tunnel event point when its absolute value is larger than Vc. In this case, 
an electron tunnels through the junction from one plate towards the other side. For 
a positive input voltage, the electron always tunnels away from island, resulting in a 
sudden increase of the island voltage (V^t). For a negative input voltage, the electron 
always tunnels towards island, resulting in a sudden decrease of the island voltage
( V o u t ) .
The Vout ~  Vin transfer function is displayed in Figure 2.2. Here, the sudden 
change in output voltage is referred to as
Vjump — q  q  (2.7)
T he increasing voltage range corresponding to  a stable s ta te  is
K<ae C0(C- + C0) (2-8)
14
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out
-«/2Co
e/2Co 2e/2Co 3e/2Co
Figure 2.2: Transfer Function of Single-Electron Box 
The detailed calculation is as follows:
According to Equation 2.6
j  = 0 = *
V n it,j=0
- e  _e_
2C0 < in <  2C0
c<
j  =  - i
a  +  c,
e 3e
K n
2C0 
Cj 
Cj + C0
Vin +
Ci +  C0
(2.9)
(2 .10)
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The Vjump and Vrise axe calculated as follows: 
Vjump
Vrise
The ratio of Vjump and Vrise is
e
Vjump   Cj +  Ca   C0 /r) 1
Vise “  C fi ~  Cj {2-13)
Co(Cj + C0)
If Vjump Vrise, the transfer junction curve regresses to a shape of a staircase. In 
that condition, C0 3> Cj.
The shaxp discontinuities of the staircase transfer function of Single-Electron Box 
indicate two facets. They are key points for creating a bridge between threshold logic 
theory and single-electron tunneling technology.
First, if the input voltage is limited to an small area around a discontinuity point, 
the point can be used as a threshold.
Second, if we apply an additional voltage to bias the circuit so that its state is 
close to  a d iscontinuity point, only a small voltage can generate a large swing in the 
output voltage as an amplifier. The ratio over the output and the input is called 
amplification factor.
16
V (ou t,j= -l,V in=e/2C0) ~  V(out,i=0,Vrin=e/2Co) 
e
Ci + C0
=  V ( o u t j = _ i y i n = 3 e /2 C „ )  ~  V ( otlt , j = _ l , V jn = e /2 C o )
Cj 3e + CiCj +  C0 2C0 Cj +  C0 Cj +  C0 2C0 Cj +  C0 
Cj&
C0(Cj + Co)
(2 .11)
(2 .12)
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-ettCo
2e/2Co
rf*»
Jump
Figure 2.3: Transfer Function of Single-Electron Box when VjUmp »  Vrise
Given the characteristics of the Single-Electron Box, we can extend this circuit to 
perform linear threshold logic.
2.2 SET Linear Threshold Gate
2.2.1 M athem atics on SET Linear Threshold Gate
Threshold logic gates are devices which are able to compute any linear separable 
Boolean function relying on the following equations. These equations are derived 
from the step function in threshold logic unit in neuron network. The output G(x) of 
this transfer function is binary of 1 and 0 , depending on whether the input meets a 
specified threshold. If the operation meets the threshold, the output is set to be one. 
Otherwise, it is zero.
17
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G(x) =  sgn{F{x)}  =  <
0 if F(x) < 0 , s
v '  (2.14)
1 if F(x) > 0
F (x ) ~  u&i ~  ^  (2-15)
where x* is the Boolean inputs and is the corresponding integer weights.
The linear threshold gate performs a comparison between the weighted sum of the 
inputs ]Cr=i and the threshold value ip. If the weighted sum of inputs is greater 
or equal to  the threshold, the gate produces a logic being 1. Otherwise, it is 0.
Single-Electron Box discussed in the previous section is following this threshold 
behavior. From the clues of the two indications mentioned above, the strong dis­
continuity point is referred to the gap between one stable state and its neighboring 
state. We choose two neighboring states and the discontinuity point between them. 
The circuit operation point is set to be in the area of the discontinuity point. The 
circuit can only produce two distinct values. By setting a threshold between these 
two values, we can make these two 1 and 0 .
We choose V*n =  e/2C0 (Figure 2.3) as the discontinuity point and employ V~  
and V + for the two desired values. The values of V~  and V + are V~ =  Vrise «  0, 
and K+ ljump.
Broadly speaking, the weights (u/j) associated with the inputs of the linear thresh­
old gate should be allowed both positive and negative values. However, most current 
implementations of the linear threshold gate  on ly  allow for positive w eights [27] [28]. 
Anyhow, it is a limitation for the efficient implementation of the threshold gate al­
gorithms [10]. To satisfy the wide application, the SET based implementation allows 
for positive and negative weights as well.
18
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c as
Figure 2.4: The N-Input Linear Threshold Gate
Figure 2.4 is the main structure of threshold linear logic which is implemented with 
Single-Electron Box as basis (Equation 2.14 and Equation 2.15). The basic two ele­
ments tunnel junction Cj and output capacitance Ca are adopted from Single-Electron 
Box. The input voltages V p = {V f, V2 , ..., Vp} are weighted by their corresponding 
capacitors Cp =  {Cf, C%,..., Cp}. The composite output is an added voltage across 
the tunnel junction. The input voltages V n =  {V", V2n, ..., V?} are weighted by their 
corresponding capacitors Cn =  {C”, C2 , ..., C"}. The composite output is a subtract 
voltage across the tunnel junction. Since the tunnel junction voltage Vj should be 
larger than the critical voltage Vc, we set a biased voltage Vb with the corresponding 
weight Cb to adjust it in order to meet threshold value ip.
For the purpose of making the following discussion clear and readability, we set 
the following notations from Lageweg’s paper [26].
19
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r
C i  =  c ,  +  £ c j (2.16)
fc=l
3
(2.17)
Cr = C^Cj + CgCg + C jC l (2.18)
Then Figure 2.4 regresses to Figure 2.5 which looks like Single-Electron Box. It 
is a circuit with a series of capacitors Cg, Cj and Cg. The CT is the sura of each two 
items’ product.
To evaluate of this circuit, Vc is needed to be calculated first of all. According to 
Equation 2.3, we get Vc in this case. From C j’s perspective, Cg and Cg are parallel 
and the equivalence of these two capacitors are
We refer the voltage at node x  as Vx. According to the Figure 2.6, the composite 
of the input voltage V p and the biased voltage Vj on voltage Vx is
The composite of the input voltage Vp and the biased voltage Vb on the V) across 
tunnel junction is
(2.19)
Vx(Vb,V p) = {Cj + cg)(cbvb + E L i civ*)
C r
(2 .21)
20
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je
-Q - ■O
c i V,out
Figure 2.5: The N-Input Linear Threshold Gate Regresses to Single-Electron Box
Figure 2.6: T he Equivalent C apacitance in Vx ’a V iew
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Vj(Vb,V p) = cg(cbvb + ELi <%}%)
C r
(2 .22)
The composite of the input voltage V" on the Vj across tunnel junction is
Combing Equation 2.22 and Equation 2.23 leads to the composite of Vb, V p and 
V n on Vj across tunnel junction is as follows:
As we talked before, the activity about the electron is determined by the com­
parison of Vj and Vc. If Vj > Vc, the electron will tunnel in the arrow’s direction in 
Figure 2.4.
Presently, we could formulate the function F (x)  in Equation 2.15 for the imple­
mentation of SET linear threshold logic.
CT CT CT
(2.24)
F(x) = Vj(Vb,V p,V n) ~ V c (2.25)
Substituting Equation 2.3 and Equation 2.15, we conclude Equation 2.28
22
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Since we only focus on the sign of F (x), we simply ignore CT .
fc=i fc=i
We take part of F(x) as i/j
F ( i )  =  C l  £  C t K  -  C£ £  W  +  C tfh V , -  i  (C5 +  Cg)e (2.27)
r 5
(2.28)
^  =  ^(C g +  C S Je -C g C M (2.29)
Comparing Equation 2.15 and Equation 2.28, we find tha t the corresponding 
weights Ui are realized as C n or Cp. To be more precise, the positive uh is realized as 
Cp (p  means positive); the negative w, is realized as Cn (n  means negative). W hat’s 
more, F{x) has nothing to do with the junction’s capacitance.
In the same way, the inputs Xi are realized as V n or Vp. To be more precise, the 
positive Xi is realized as Vp (p means positive); the negative x t is realized as Vn (n 
means negative).
Equation 2.29, indicates that the threshold is affected by the biased voltage Vb (b 
means biased) and biased capacitance Cb-
To sum up, the presented circuit depicted in Figure 2.4 implements an n-input 
linear threshold gate. The circuit is consisted of one external voltage (Vb) and n + 2 
true capacitors (n input capacitors, Cb and C0) and the corresponding positive and 
n egative input voltages.
After finishing talking about the structure of the threshold logic circuit, we change 
our views to the output value.
23
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If one electron tunnels through the junction in the arrow’s direction (Figure 2.4), 
it increases a —e voltage on node x  (Vx). The effect is
6VX =  ~ e (Q  +  (2.30)
Cr
Sqx =  - e  (2.31)
Due to the voltage division, the changed voltage on V0 is
- pP-
6V0(x) =  (2.32)
8qx =  - e  (2.33)
Likewise, when one electron tunnels through the junction in the arrow’s direction 
(Figure 2.4), it increases a +e voltage on node y (V^). The effect is
SV0(y) =  e(CJ + .CS). (2.34)
c T
Sqy =  e (2.35)
To sum up, if one electron tunnels in the arrow’s way, the composite effect on the 
output voltage V0 is
SVa(le) = 5V0(x) + SV0(y) =  + < C* + C& = ^  (2.36)
24
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Figure 2.7: Diagram of 2-input NOR Gate
Table 2.1: Truth Table for 2-inpu ; NOR Gate
A B Z
0 0 1
1 0 0
0 1 0
1 1 0
2.2.2 Circuit Examples for SET Threshold Logic
In this section, we first present a SET-based threshold logic implementation of 2-input 
NOR Gate (Figure 2.7). The 2-input NAND Gate and K-input gate will be discussed 
later. By using threshold logic, the 2-input NOR gate can be implemented with four 
capacitors (C\, C2 , Cb, C0) and one tunnel junction in two level logic (0 and 1).
The tru th  table for 2-input NOR gate is Table 2.1 by supposing the two inputs 
are A  and B  and the output is Z.
The corresponding equations are as follows:
25
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z — sgn{—a — b +  0.5} (2.37)
When assigning values to the components in the circuit, we assume the ratio of 
the capacitors could realize the input weights (u>i). Comparing Equation 2.37 and 
Equation 2.28. We get the following relations for the weights
C l =  0 (A: =  1,2,...) (2.38)
C fC f =  e y e *  (2.39)
C | =  Cb (2.40)
C£ =  C r +  CJ +  Co (2.41)
Therefore, we get the relation with Cf and Cf
C \ =  C l (2.42)
It is easy to understand, since the two inputs are equivalent in logic.
We follow Lageweg’s unit capacitance [26], and set the capacitances Cf and Cf 
the same with his.
where l a F  =  1 x 10 18F.
C f =  0.5aF 
C l =  0.5aF
(2.43)
(2.44)
26
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The output capacitance C0 is
C0 =  9 aF  (2.45)
The biased voltage V& is set as 16mV for the simplification and practice.
y6 =  =  0.0167 =  16mV (2.46)
la F
To correspond with Vb, the inputs A being 1 (Vi) and B being 1 (V2) are also set 
as 16mV.
V-i =  =  0.016V =  16m V  (2.47)1 aF
V2 = =  0.0161/= 16m V  (2.48)
1 ar
By observing the tru th  table, we find that when A = B  — 0, the output Z  =  1. 
In other words, F(x) > 0.
We can calculate the F (x ) in that case, after substituting the capacitances and 
voltages we have set.
27
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F (C " =  C2" =  0.5 aF, CQ =  9 aF, V? =  VJ* =  0, Vb =  O .le /laF )
= -c6(crif + c2"i/2n) - l(a  + cr + cr + c0)e + (cr + c2n + c0)c6h
=  —Cb x 0 — ^ (^ 6  0.5aF -h 0.5a/ '1 +  9d^)cs
+(0.5a F  +  0.5aF +  9aF) x Cb x  O.le/1 aF > 0 (2.49)
= *  Cb > 10aF  (2.50)
If there is one input being 1, for instance, A  = 1, the output is going to be Z  = 0. 
So F(x) < 0
F (C " =  C2" =  0.5aF, C0 = 9aF, V? = O .le/laF , V2n = 0,Vb =  0 .1e/laF)
=  G S 2 c t V ? - ( ^ £ W - l ( C ?  +  ^ ) e  +  C?
k=1 fc=l
= -cb(civr+c%v2n) - \(cb+cr+cr+c0y +(cr+cr+c0)cbvb
= - C b X (0.5aF x  1) -  h c b +  0.5aF +  0.5aF +  9aF)e
s
+(0.5aF  +  0.5aF  +  9aF) x Cb x  0 .1e / l aF < 0 (2-51)
=t> Cb < 11.11 o F  (2.52)
Thus, for the function 2-input NOR gate, Cb has to be picked up from
Finally, we choose
10a F  < C b < l l . l l a F (2.53)
28
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cb = 1(10 +  11 .11) * 10.6 (2.54)
A
Only when the value of the Cb is in the above range, the circuit works as a 2-input 
NOR gate. Due to the manufacture problems, the Cb could not be accurate but has 
a deviation. Since the deviation is supposed to be equivalent for the positive and 
negative side, Cb is chosen as the middle value in the range, which makes it more 
tolerant. The following Cb for the other gates is chosen following this law as well.
To verify the parameters, we use SIMON as Figure 2.8. The two in the first line 
provide the two inputs A  and B. And, the third one verifies the output Z.
The curves in Figure 2.8 correspond to the Table. 2.1 very well.
So far, we have had all the inputs and capacitance values for the 2-input NOR 
gate. The conclusion is as follows.
Vb =  16m V
C\ — C% = 0.5aF , C0 — 9aF, Cb =  IO.60F
Cj = 1.0 aF, Rj =  lOOfcO (2.55)
where the value of Cj and Rj  are adopted from SIMON. These parameters are 
called standard values for the following discussion.
We do the similar procedure and get the values for 2-input N A N D  gate. Different 
from the 2-input N O R  gate, When A  = B  =  1, the output value is Z  — 0, otherwise, 
it is Z  =  1.
29
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M l
Figure 2.8: Simulation Result of 2-input NOR Gate by SIMON
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Figure 2.9: Simulation Result of 2-input NAND Gate by SIMON
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Table 2.2: Truth Table for 2-input NAND Gate
A B z
0 0 1
1 0 1
0 1 1
1 1 0
The corresponding equation is
z  =  sgn{—a — b +  1.5} (2.56)
For the 2-input NAND gate, we use SIMON as in Figure 2.9. Table 2.2) provides 
the tru th  table of 2-input NAND gate.
Cb =  I I .80F  (2.57)
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Chapter 3
Reliability Issue on SET
A variety of nano-scale devices are currently being used to design digital logic. How­
ever, the random noises (such as process variations and random background charges) 
and physical failures with devices and interconnects may lead to faulty logic behav­
iors. When this happens with a wrong logic output, the logic gate is said to fail. If a 
logic gate has a failure probability e, it is said to have a reliability r, where r = 1 — e. 
In this section, we look at the reliability model for SET-based logic gates by showing 
the process of experimentally obtaining their reliability. The proposed model turns 
out to be approximate with statistical nature.
33
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Vb
V1 Vo
V2
b C p
NOR
Figure 3.1: Noise on Capacitances and Islands of 2-input NOE Gate
3.1 Experiment on Reliability of 2-input NOR Gate
3.1.1 Assum ptions of the Experiment
As mentioned before, the reliability is not a constant value but varies with the en­
vironment. In order to see how the reliability of the 2-input NOR gate depends on 
random noises as well as input patterns, we conduct a particular experiment with the 
following two assumptions.
(1) T h e  noises from  all cap ac ito rs  an d  islands (F igu re  3.1) a re  m odeled  
as a  n o rm a l d is tr ib u tio n  w ith  m ean  n  an d  variance cr2.
34
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The assumption is based on the central limit theorem, which is a set of weak- 
convergence results in probability theory. It states that if the sum of the variables 
has a finite variance, then it will be approximately normally distributed, following 
a normal distribution. Since many real processes generate distributions with finite 
variance, this reveals the universality of the normal probability distribution.
The probability density function of the normal distribution is
/ ( w )  =  (!U )
where z  is a random variable.
In case of capacitance, z  is a random value of capacitance with mean // being its 
standard value.
In case of islands, z  represents the value of random background charge with mean 
fj, =  0. The value of a  can be selected based on the varying range of random variable.
The normal distribution function is effective from negative infinity to positive 
infinity. In industry, we choose part of this function instead of the whole one.
In Figure 3.2, about 68% of values drawn from a standard normal distribution are 
within 1 standard deviation (la )  away from the mean; about 95% of the values axe 
within two standard deviations (2a) and about 99.7% lie within 3 standaxd deviations 
(3a). That is so-called 3a control limit, which is broadly used in industry.
Suppose the noise on the capacitance is within the range ±77 x 100%, which means 
the capacitance is picked up during the range [Cst<i -  rjCstd, C3td + r]Catd\ following the 
normal distribution. According to the 3a control limit,
35
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Figure 3.2: 3a  control limit
±r) x 100% x Cstd =  i 3  x <rc
ac = ^  (3.2)
where Cstd is the standard value of capacitance.
In case of the islands, we set the noise is within the range ±77 x e, and the random 
background charge on the island is within [—rje, rje], so
±77 x e =  ±3 x <re
*e =  f  (3-3)
Here, 77 is an important parameter representing the extent of process variations, 
and is hence called variation factor thereafter.
36
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Table 3.1: Variables in Normal Distribution
Capacitance Island
z Random value of capacitance Value of random background charge
Standard value p  = Cstci p  =  0
a [Cstd VCstdi Cstd "F TjCstd] 
<7 =  ^(vCstd)
[-tie, Tie]
(2 ) T h e  p ro b ab ilitie s  o f in p u t vo ltages V\ an d  V2 be ing  logic 1 a re  Pi 
a n d  P2 , respectively , a n d  th e y  a re  in d ep en d en t.
The assumption reveals tha t there is no correlation between the inputs. If there 
is, Pi and P2 cannot be set independently. The invisible relation between the inputs 
will affect the experiment results.
The variables in the p.d .f (probability density function) of normal distribution are 
concluded in the Table 3.1.
3.1.2 Procedure of the Experiment
The experiment is done with the statistical method. The procedure is as follows:
For each certain 77, we try  different pairs of (Pi, Pf) (Pi is the probability that 
input Vi being 1; P2 is the probability that input V2 being 1). Pi is chosen from 0 to 
1 with step 0 .1; P2 is chosen from 0 to 1 with step 0.1 as well.
The value of each component in the circuit is picked up according to  the above 
assumptions. We generate the circuit with SIMON. The process of varying the values 
and conducting simulations is repeated for T  =  10,000 times. The result data  are 
collected. Comparing the result data with the inputs, we collect the number of correct
37
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
3. R E L IA B IL IT Y  ISSUE ON SE T
Table 3.2:
f i  X
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
0.0 0.8810 0.8663 0.8622 0.8603 0.8510 0.8501 0.8453 0.8363 0.8265 0.8230 0.8159
0.1 0.8709 0.8754 0.8609 0.8599 0.8571 0.8513 0.8506 0.8410 0.8390 0.8386 0.8325
0.2 0.8650 0.8626 0.8643 0.8710 0.8601 0.8625 0.8522 0.8581 0.8520 0.8523 0.8554
0.3 0.8573 0.8543 0.8550 0.8640 0.8605 0.8661 0.8618 0.8676 0.8653 0.8727 0.8652
0.4 0.8521 0.8536 0.8574 0.8657 0.8708 0.8705 0.8837 0.8766 0.8804 0.8870 0.8923
0.5 0.8418 0.8576 0.8577 0.8607 0.8700 0.8772 0.8828 0.8906 0.8890 0.9054 0.9033
0.6 0.8366 0.8470 0.8639 0.8616 0.8714 0.8813 0.8913 0.8976 0.9036 0.9206 0.9251
o .r 0.8360 0.8463 0.8600 0.8649 0.8728 0.8907 0.9047 0.9080 0.9251 0.9314 0.9442
0.8 0.8238 0.8413 0.8597 0.8610 0.8812 0.6911 0.9025 0.9246 0.9333 0.9481 0.9596
0.9 0.8299 0.8365 0.8500 0.8661 0.8862 0.9009 0.9212 0.9296 0.9505 0.9661 0.9814
1.0 0.8163 0.8264 0.8476 0.8627 0.8866 0.9061 0.9238 0.9422 0.9607 0.9808 0.9981
outputs as M , then the ratio M /T  is the estimate of the gate reliability r.
The above evaluation process is repeated for different values of t] from 0 to 0.50 
with step 0.01 as well as different pairs of (Pi, P2). The gate reliability is generally 
expressed in terms of rj, Pi and P2. Table 3.2 shows one group of the estimated 
reliabilities with a specific value of r\ =  0.04. Figure 3.3 plots the values.
3.2 Statistical Model for Gate Reliability
Observation from the Table 3.2 or Figure 3.3, it is difficult to find out an explicit 
expression r = r(rj, Pi, P2). Therefore, we resort to the regression method as follows. 
For a given value of r}, the two models are used for the 2-input NOR gate.
r  =  a 0 +  « i(P i + P 2) +  CK2P 1P2 (3.4)
r = a'Q + o ' (Pi + P2) + a 2PiP2 + + P%) (3.5)
where the coefficients a , (i=0, 1 and 2) and ct,- (j=0, 1, 2 and 3) are constants. 
These values are obtained with the least square method, from Table 3.2.
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Figure 3.3: Reliability vs. Input Probabilities for 2-input NOR gate with rj = 0.04 
For the cc* (i=0, 1 and 2) in Equation 3.4.
do — 0.8788 
Qfi =  —0.0645
a 2 = 0.2486 (3.6)
The maximum error for this model is 0.8%. 
For the a ,  (j=0, 1, 2 and 3) in Equation 3.5.
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a '0 =  0.8790 
a{ =  -0.0652 
a ’2 = 0.2485 
ot'z =  0.0007 (3.7)
The maximum error for this model is 0.79%.
Compared with these two models, the first one is simpler and in good agreement 
with the experimental data. Therefore, the first model is chosen for the following 
discussion.
When taking into account the role of r), the first model can be generally rewritten
as
where a 0 (r)), 0 1 (77), a 2 (ij) are plotted in Figure 3.4, Figure 3.5 and Figure 3.6 
based on our experimental results.
The similar experiment can be conducted for any type of gates with multiple inputs.
r  = r(rj, P i,P 2) = a 0 (rj) +  ^ ( 77) (Pi +  P2) +  a 2 (r))PiP2 (3.8)
3.3 Reliability Model for Other Gates
40
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Figure 3.4: Reliability model coefficient ao(rf) for 2-input NOR gate
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Figure 3.5: Reliability model coefficient ai(rj) for 2-input NOR gate
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Figure 3.6: Reliability model coefficient a^irj) for 2-input NOR gate
Figure 3.7: Diagram of 2-input NAND Gate
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3.3.1 2-input N A N D  Gate
The parameters of 2-input NAND gate can be implemented using Figure 2.4 with 
different parameters.
By performing the reliability experiment, we observe similar properties of the 
reliability r  with NAND gate. The reliability model is
where the coefficients Po(r}), and faiv)  are obtained again through the ex­
periments, as shown in Figure 3.9, Figure 3.10 and Figure 3.11
3.3.2 K-input Gates
Besides 2-input gates, we apply the statistical method to multiple input gates.
In general, for K-input gates, the statistical reliability model can be approximately 
expressed as
Vb — 16m V
Ci =  C2 =  0.5 aF
C0 =  9 aF  
Cb = 11.8aF
Cj =  l.OaP, Rj = 100/LQ (3.9)
r = r(rj, P j, P2) = /30 (r}) +  fo{rj) (Pi +  P2) +  A jM PiPz (3.10)
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Figure 3.8: Circuit of 2-Input NAND Gate in SIMON
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Figure 3.9: Reliability model coefficient /?o(?7) for 2-input NAND gate
-0 .0 5
- 0.1
ca
-0 .1 5
- 0.2
-0 .25
0.30.2 0.40.1 0.5n
Figure 3.10: Reliability model coefficient Pi(rj) for 2-input NAND gate
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Figure 3.11: Reliability model coefficient fa (tj) for 2-input NAND gate
K K
r = r(t],Pl>P2>...}Pk) = 'yo(r]) + ji{r])Y,Pi + ^ (rl) pipJ (3-n )
i= 1
where the coefficients 7o(??), h ( v )  and 72(1?) can be determined by the experiments. 
The maximum order of the equation is restricted to the second order.
For the overall discussion, we provide the 3-input NOR gate and 4-input NOR 
gate in the following.
For the 3-input NOR gate (Figure 3.12 and Figure 3.13), the parameters are
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Figure 3.12: 3-Input NOR Gate 
Vb = 16 m V
Cx =  C2 =  C3 =  0.5aF 
Co = 9 aF  
Cb = lOaF
Cj = l.OaF, Rj =  lOQkQ (3.12)
The simulation result from SIMON is shown in Figure 3.14. The first three are 
the inputs while the fourth shows the outputs.
For the 4-input NOR gate (Figure 3.15 and Figure 3.16), the parameters are
Vb =  16mV
Ci — C<i — C$ =  0.5aF 
C0 =  9.58aF 
Cb =  1 OaF
Cj = l.OaF, Rj = lOOfcfi (3.13)
47
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
3. R E LIA B ILITY  ISSUE ON SE T
Vb
V1
V2
C3V3
Co
*  NOR
Figure 3.13: 3-Input NOR Gate Based on SET Threshold Logic
The simulation results from SIMON are shown in Figure 3.17. The first four are 
the inputs while the fifth shows the outputs.
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Figure 3.14: Simulation Result of 3-Input NOR Gate by SIMON
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Figure 3.15: 4-Input NOR Gate
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Figure 3.16: 4-Input NOR Gate Based on SET Threshold Logic
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Figure 3.17: Simulation Result of 4-Input NOR Gate by SIMON
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Chapter 4
Bifurcation Analysis for SET  
Logic Circuits
It is obvious that if the variation factor 77 of an individual gate increases, the reliability 
would be reduced. As the 77 goes up, the circuit eventually becomes unreliable. Based 
on the above reliability models, a question raised: for what value of variation factor 77, 
can the circuit consisting of individual gates operate reliably in a probabilistic sense? 
The researchers in the bifurcation analysis paper [21] answered it by assuming the 
failure rate of individual gate is a constant e. There, the error bound for NAND gate 
is technically  calculated as e* =  0.08856. In other words, the individual NAND gate 
has the reliability of more than r* — 1 — e* =  0.91144 for the circuit built out of 
NAND gates to compute reliably with probability greater than 0.5.
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However, the assumption of a constant reliability in the circuit is unrealistic. The 
reliability of a specific logic gate in the circuit, along with its input probabilities, 
determines its output probability which, as indicated in our statistical model, will 
change the reliability of its fan-out gates. More specifically, the same NAND gates 
in the circuit may have different reliabilities due to the varying probabilities at their 
inputs, and all these probabilities and reliabilities can also propagate throughout 
the circuit from its inputs to outputs. In this section, we will apply the bifurcation 
technique to this complex situation where r  is not a constant.
Here, we use bifurcation analysis for circuit built out of the logic gates.
In mathematics, specifically in the study of dynamical systems, a bifurcation oc­
curs when a small smooth change made to  the parameter values (the bifurcation 
parameters) of a system causes a sudden ‘qualitative’ or topological change in the 
system’s long-term dynamical behavior [30]. In other words, bifurcation is the act of 
splitting into two branches. The bifurcation point (in this case, it is so-called error
bound) is the place where something divides into two branches. In the SET logic
gates, bifurcation point (error bound) is the threshold that the logic fails.
4.1 Bifurcation Analysis for Circuit Built out of 
NAND Gates
Assuming the two inputs of NAND gate are independent with probabilities P i and 
P2 of their logic values being a 1, the reliability is r  ( r  > 0.5) and the probability of
P0 of the output V0 being a 1 is
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Po = r ( l  -  PyPi) +  (1 -  r)P 1P2 =  r  -  (2r -  l)P tP 2 (4.1)
There axe a few properties of P0.
(1) When r  =  1 and P i, P2 take the values either 1 or 0, Equation 4.1 regresses
to the standard definition of an error-free NAND gate.
P0  =  1 -  P iP 2 (4.2)
(2) When P i (or P2) is fixed, P0 linearly decreases with P2 (or Pi).
(3)
max(P0) =  r  zu/iera Pi =  P2 =  0
min(P0) =  1 — r when  Pi =  P2 =  1 (4.3)
(4)P0 decreases fastest along Pi =  P2, and hence Pi =  P2 constitutes the worst
case scenario.
It is because tha t Pi =  P2 =  0 brings the maximum value of P0. While, Pi =  
P2 =  1 comes out the minimum value.
In our experiment, we connect the NAND gates in series. Each output of NAND 
gates becomes the input to the next stage NAND gate which fits the case Pi =  P2 =  
X .  Clearly, we label a sequence of NAND gates by index i, i = 1 ,2,..., n , ..., where 
the output of gate i becomes the input to gate i + 1. Equation 4.1 regresses to a 
nonlinear map
X n + 1  = r  -  (2r -  1)** (4.4)
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The dynamic behavior of the map can be resolved by the bifurcation analysis. 
Mathematically, it involves the following procedure.
Given any initial value for Xo and then iterates Equation 4.4. After a sufficient 
amount of iterates, the solution of the map converges to some attractor. If the map 
has a globally attracting fixed point solution, the recorded value of X n all becomes 
the same eventually. If not, the branches of X n declare bifurcation scenario.
Substituting the model we choose in Chapter 3 (Equation 3.8), Equation 4.4 goes
to
X n+i =  f ( X n) = (a0 (r))+2a1 (r))Xn+ a 2 {v)X ^)-{2(a 0 (ri)+2a1 ('n)Xn+a2(T})X^)-l)X^
(4.5)
For each fixed value of 77, the coefficients of X n are constant. Equation 4.5 comes 
out as a fourth order one. By computing the value of X n with X n+1 =  Xn, we figure 
out the solution of X„ =  xo> to which value X n converges.
Mathematically, this is ensured by the condition
l/'(®o)l < 1 (4-6)
When l/^xo)! > 1, Xo loses stability with some oscillational values, which means, 
the system computes reliably in a probabilistic sense. This is because of the fact that 
for a 2-input NAND gates to function reliably, two identical inputs of 1 or 0 should 
output a 0 or 1, respectively. In other words, if the system remains reliable, the 
output should oscillate between 1 and 0, leading to the oscillation of P0. Otherwise, 
if the system flows to unreliable, the output will converge to some attractor eventually, 
leading to a fixed value of PQ finally.
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Indeed, when 77 is very small, the gate has high reliability and it is found that 
|/'( : e o )| > 1) indicating tha t the system is reliable. As 7 7 increases gradually, one 
can keep checking the relationship between (/'(cc) | and 1. Eventually, at 77 =  7 7*, 
\ f { x ) \  — 1. That is when the system fails to compute reliably.
This behavior can be interpreted as follows: any circuit built out of 2-input NAND 
gates with 77 <  77* can operate reliably in a probabilistic sense. Here, 77 represents the 
range of process variations, as discussed before.
In other words, the reliability of the whole circuit has been associated with the 
noise parameter. This is impossible with previous work which assumes a constant 
failure rate for all gates in the circuit.
By using the above bifurcation on Equation 4.5 with an initial value of 77 =  0, we 
find that
77* =  0.0358
x0 =  0.6062 (|/'(a:)| =  1)
a:o =  1.0000 
a i  =  -0.1093
ct2 =  0.0893 (4.7)
When 77 =  77* =  0.0358, we do the statistical experiment on this 77, and collect 
the reliabilities for different pairs of (Pi^Pi). The average of the reliabilities over all 
possible input probabilities of the NAND gate is calculated as
favg = r* = 0.8960 (4.8)
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Figure 4.1: The Gate Reliability at Different Stages of NAND Gates
Compared to the traditional reliability bound of
1 -  e* =  1 -  0.088536 =  0.9144 (4.9)
where e* is the error threshold given by [21] with the assumption of a constant 
failure rate e for 2-input NAND gate.
The error bound in the traditional method is smaller than the one in our method. 
Based on their rules, the manufacture technology needs more restrictions than ours, 
which is not so necessary.
From the above bifurcation analysis, the reliabilities of different gates in the circuit 
keep changing from one gate to the next, and therefore X n propagates in a different 
way from the traditional approach.
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Figure 4.1 shows the values of reliability rn of the i th stage in the network assuming 
the initial input probabilities are 0.5. For instance, at 77 =  0.03 <  77*, the individual 
gate reliability varies from 0.9229 to 0.9820. Overall, the gate reliability increases with 
reduced value of 7 7 , as expected. Also, it can be clearly seen from the figure tha t when 
77 =  0.03 <  7 7 *, the motion of gate reliability (and hence X n) is periodic, indicating 
the system can compute reliably in a probabilistic sense. When 77 =  0.04 >  7 7*, the 
gate reliability (and hence X n) converges to a stable fixed point after the 80th stage, 
meaning tha t the value of 7 7 is too large for the system to function reliably in general 
from a probabilistic point of view.
4.2 Bifurcation Analysis for Circuits Built out of 
2-input NOR Gates
Assuming the two inputs of NOR gate are independent with probabilities Pi and P2 
of their logic values being a 1, the reliability is r (r >  0.5) and the probability of Pa 
of the output V0 being a 1 is
P0 =  r( 1 -  P i)( l -  P2) +  (1 -  r ){ l -  (1 -  P i)( l -  P2)} (4.10)
Using similar bifurcation analysis, one can have the following nonlinear mapping 
function:
X n + 1 — 9 (.Xn)
=  (" 0(7?) +  2ai(f])Xn +  oi2 (r))X%)(l -  X n ) 2
+{1 -  ( 0 :0 ( 77) +  2a1 (r1)X n +  o 2( t? )^ )} { i _  (1 _  xn)2} (4.11)
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Our computation reveals that for a system built out of 2-input NOR gate
r f  =  0.0324
x0 =  0.3928 (|ff'(x)| =  1)
a 0 =  0.9247 
a i  =  —0.5918
a 2 =  0.1935 (4.12)
4.3 Bifurcation Analysis for Circuits Built Out of 
K-input NOR Gate
4.3.1 Bifurcation Analysis for Circuits Built Out of 3-input 
N O R  Gate
We do the similar bifurcation analysis for circuits built out of 3-input NOR gates.
Assuming the three inputs of NOR gate axe independent with probabilities Px, P2 
and P3  of their logic values being a 1, the reliability is r  (r > 0.5) and the probability 
of P0 of the output V0 being a 1 is
P0 =  r(  1 -  P x)(l -  P2)(l -  P3) +  (1 -  r ){ l -  (1 -  A ) ( l  -  f t ) (  1 -  A )}  (4.13)
Using similar bifurcation analysis, we can have the following nonlinear mapping 
function:
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X n+1 = h{Xn)
=  (aofo) +  Zoi\{rj)Xn +  3a2(r,)X2n)(l -  X n)3
+{1 — (ao(rj) +  3oti(r))Xn 4- 3q;2 ( ^ ) ^ ) } { 1  — (1 — -^n)3} (4-14)
Our computation reveals tha t for a system built out of 3-input NOR gate
r f  =  0.084
x 0 =  0.3600 (|^(ar)| =  l)
ao =  0.5104 
cti =  0.3218 
a 2 =  -0.1633 (4.15)
4.3.2 Bifurcation Analysis for Circuits Built Out of 4-input 
NO R Gate
We do the similar bifurcation analysis for circuits built out of 4-input NOR gates.
Assuming the four inputs of NOR gate are independent with probabilities Pi, P2 
, P 3  and P 4  of their logic values being a 1, the reliability is r  (r >  0.5) and the 
probability of Pa of the output Va being a 1 is
P0 - r ( l - P 1) ( l - P 2) ( l - P 3) ( l - P 4) +  ( l - r ) { l - ( l - P 1) ( l - P 2) ( l - P 3) ( l - P 4)}
(4.16)
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Using similar bifurcation analysis, we can have the following nonlinear mapping 
function:
Xn+1 =  h (X n)
=  (ao (rf) +  4q!i (tj)Xn +  6 a 2 (tf)X^) (1 -  X n)4
+{1 -  (ao(r,) +  4a i (v)Xn +  6a2(rj)X2n)} { l  -  (1 -  * n)4} (4.17)
Our computation reveals that for a system built out of 4-input NOR gate
r f  =  0.078
x0 =  0.3318 (|<?'(x)| =  1)
a 0 =  0.5724 
a x =  0.1752
a 2 =  -0.0382 (4.18)
4.3.3 Discussions on the K-input Gate
For the 3-input NOR gates, the running time is 3114.5s with one certain 77, while for 
the 4-input NOR gate, the running time is 47418s with one certain rj. Hence, due 
to the calculation complexity, it is unrealistic to go on calculating the more K-input 
gate.
Table 4.1 provides the hardware and software environment for the experiment.
W hat’s more, even only taking the 3-input NOR Gate into attention, before we 
find rf,  we keep doing calculations for the comparisons of \f'(x)\ and 1 which is a
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Table 4.:L: Hardware and Software Environment of the Experiment
Hardware Info Intel(R), Pentium(R) 4 CPU 2.80GHz, 2.79GHz 512M of RAM
System Info Microsoft Windows XP Professional Version 2002 Service Pack 2
MATLAB Info Version 7.0.4.365 (R14) Service Pack 2
1.2
0.9o>
0.8
0.7
0.02 0.025 0.03 0.035 0.04 0.045 0.05 0.055 0.06
11
Figure 4.2: Tendency of \(f{x)\ in 2-input NOR Gate
long-time test. For this reason, we study the tendency of \g'(x)\ to wish for a quick 
way.
From Figure 4.2, \g'(x)\ seems like a monotone decreasing function. However, we 
haven’t  found a way to prove it right now. But if it is true, the complexity of the 
process of finding rj* could be reduced by increasing the step of Arj.
We collect the rj we calculate for 3-input NOR gate (Figure 4.3), and observe the 
same discipline as that in 2-input NOR gate.
62
Reproduced with permission of the copyright owner. Further reproduction prohibited without permission.
4. BIFURCATION AN ALYSIS FOR SE T  LOGIC CIRCUITS
1.25
1.15
*  1.05
0.95
0.9
0.851---------- ■—
0.03 0.04 0.06 0.07 0.08 0.09 0.1 0.110.05
Figure 4.3: Tendency of \h!(x)\ in 3-input NOR Gate
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Chapter 5
Future Work and Application
5.1 Energy Estimation
The proposed model characterizes a SET-based logic gate in terms of reliability, and 
can be used not only for the whole circuit reliability analysis, but also for tunneling 
event analysis and energy estimation. From Equation 4.10 and Equation 4.1, the 
probability for the tunneling event inside a gate j  to occur, P tj, depends on its input 
probability as well as reliability, both of which are closely interwoven with other 
gates and may propagate throughout a circuit from its inputs to outputs. The energy 
consumed by a single tunneling event can be calculated as
A E j = e(\Vj\  —  Vc) (5.1)
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where Vj is the voltage across the junction and Vc the critical voltage of the 
junction. Thus, the sum of products of PtJ and A E j  (i.e., PtjA E j  ) over all 
tunnels gives an estimated energy consumption of the SET-based logic circuit. The 
detailed implementation of this idea will be investigated in our future research work.
5.2 Fast Algorithm
The number of inputs can bring positive or negative impact on the reliability of 
the gate. By comparing different r f  of different number of inputs, we can find the 
maximum threshold value which implies the optimal number of inputs.
From Chapter 4, we can list the r f  we calculate for 2-input NOR gate, 3-input 
NOR gate and 4 input NOR gate in Table 5.1.
Comparing these three values, the 3-input NOR gate has the maximum value of 
r f , which implies it is the optimal number of inputs during these three. By calculating 
more K-input NOR gate, we can find the optimal number of inputs regarding the high 
reliabilities.
However, as we discussed in Chapter 4.3.3, the time complexity of calculating r f  
rises exponentially. It is not sensible to calculate the r f for K-input (K  > 4) gate 
by increasing 7) gradually. If the appears monotonously decreased in a certain
area, we can develop some arithmetic for speeding up. By giving a large step length 
for rj, we can find the x\ fixed for \ f ( x ) \  > 1 and x 2 fixed for \ f ( x ) \  < 1 with a
Table 5.1: rj* for Different Number Inputs of NOI
Number of Inputs 2 3 4
r f 0.0324 0.084 0.078
Gate
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rough glance. Then, the step could be changed to small to look for the r f  which fits 
for |/'(a:)| =  1. Theoretical and practical demonstration would be focused on in the 
future work.
W hat’ more, since most time of the calculation is spent on finding out c*i and 
another way to speed up is to find a function (sometimes sectioned) applying for cti 
or (3j. Thus, the a* or (3j could be looked for in the function curve figure without 
doing complex calculation.
5.3 Inputs Correlations
The above bifurcation analysis assumes tha t the inputs of a gate are statistically inde­
pendent. However, this assumption is generally invalid for the circuit built with both 
NOR and NAND gates, where the input signals of a gate may be correlated. In this 
case, calculation of their joint and conditional probabilities among the inputs is gen­
erally required before the output probability can be evaluated [31]. The probabilistic 
transfer matrices (PTMs) proposed in [20] can be used to address this issue. The only 
difference is tha t in our situations, the reliability is not a constant, but a function 
of input probabilities in Equation 3.8 and Equation 3.10. Since the PTM approach 
is based on a exhaustive listing of input and output probabilities, the computational 
cost could be very expensive for large circuits. A more efficient mechanism based on 
Bayesian networks has been reported [19] to deal with this situation.
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Chapter 6
Conclusion
In this thesis, we have proposed a statistical reliability model for individual SET 
logic gates. Different from the experiment in previous work where the failure factor 
assumed to be a constant value, it has been shown tha t the reliabilities of logic 
gates in a circuit are dependent on each other, even if they axe physically identical. 
The scenarios of 2-input NOR gate, 2-input NAND gate and K-input NOR gate are 
discussed in this work.
W ith the bifurcation analysis, it has been demonstrated tha t there exists an upper 
bound of process variations for individual gates, which allows the circuit to operate 
reliably in a probabilistic sense. In this thesis, 2-input NAND gate is discussed and 
compared with the traditional method [21]. The smaller ij* in our work reduces the 
restriction in circuit designs.
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6. CONCLUSION
Discussions on time complexity of K-input NOR gates are also provided here, 
followed by potential extensions and applications of this model.
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A ppendix A
M ATLAB Programs for SET  
Experiment
A .l Reliability Calculation for 2-input NAND Gate
This program is dedicated to calculate the reliabilities of different pairs of (A , P2) 
with a  certain rj for 2-input NAND Gate.
Input: rfs value. Output: Reliabilities 
fu n c tio n  [ratio]=sigm a_var_nand2(sigm a) 
cycle=10000; % th e  number of loops
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ratio=zeros(llJll);
% the table for reliability pi is from 0 to 1 by 0.1,
P2 is from 0 to 1 by 0.1.
for m=0:0.1:1 %P1
for n=0:0.1:1 %P2
count=0;
for i=l:cycle 
cl=0.5; 
c2=0.5; 
co=9; 
cb=ll.8;
vl=binornd(l,m, [1,1]) ; y,Vl=e or 0
v2=binornd (1, n , [ 1,1]) ; ’/,V2=e or 0
vb=l;
vll=vl+randn(1)*vl*sigma/3; 
v22=v2+randn(1)*v2*sigma/3; 
cll=cl+randn(l)*cl*sigma/3; 
c22=c2+randn(1)*c2*sigma/3; 
cbb=cb+r andn (D^cb^si gma/3;
vbb=vb+randn(1)*vb*sigma/3;
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coo=co+randn(l)*co*sigma/3;
qx=randn(1)*s igma/3; 
qy=randn(1)*sigma/3; 
cnn=cil+c22+coo;
if vll>=0.5 
vll-1;
else
vll=0;
end
if v22>=0.5 
v22=l;
else
v22=0;
end
F=10*cnn*qx-cbb*(cll*vll+c22*v22+10*qy)-5*(cbb+cnn)+cnn*cbb*vbb;
result_true=sign(-vl-v2+l.5);
result=sign(F) ;
i f  r e s u l t _ t r u e = = r e s u l t  
count=count+l;
end
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end
aground(m*10+1); 
b=round(n*10+l);
ratio(a,b)=count/cycle;
end 
end ratio
A .2 Calculation of of 2-input NOR Gate
This program is dedicated to calculate ao, c*i and 0 2  for 2-input NOR gate. 
A =[
0.6130 0.6015 0.6059 0.6069 0.6156
0.6055 0.6048 0.6068 0.6078 0.6012 0.6112;
0.6058 0.6123 0.6119 0.6098 0.6163
0.6106 0.6219 0.6097 0.6183 0.6418 0.6226;
0.6023 0.6127 0.6129 0.6228 0.6208
0.6263 0.6256 0.6262 0.6313 0.6476 0.6548;
0.6060 0.6014 0.6196 0.6123 0.6273
0.6304 0.6507 0.6438 0.6483 0.6625 0.6595;
0.6134 0.6090 0.6204 0.6282 0.6267
0.6338 0.6462 0 .6 5 3 8 0 .6679 0.6773 0 .6802;
0.5990 0.6168 0.6233 0.6327 0.6422
0.6540 0.6617 0.6635 0.6766 0.6890 0.7011;
0.5986 0.6104 0.6345 0.6332 0.6507
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0.6652 0.6801 0.6776
0.6098 0.6281 0.6272
0.6695 0.6822 0.7004
0.6099 0.6083 0.6421
0.6805 0.6974 0.7110
0.5988 0.6243 0.6399
0.6874 0.7087 0.7257
0.6067 0.6261 0.6429
0.6939 0.7164 0.7327
B = z e r o s ( l l , l l ) ;
for i=l:ll 
for j=l:i
B ( i , j )= 0 .5 * (A ( i , j )+ A ( j , i ) )
end
end
K = ze ro s(6 6 ,l) ;
for i=l:66 
P(i,l)-1;
end
for i=l:11 
for j=l:i
0.6877 0.7092 0.7183;
0.6469 0.6561
0.7066 0.7204 0.7292;
0.6533 0.6789
0.7144 0.7403 0.7488;
0.6563 0.6735
0.7445 0.7571 0.7715;
0.6660 0.6764
0.7585 0.7675 0.7890];
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K((i-l)*i/2+j)=B(i,j); 
P((i-l)*i/2+j,2)=(i+j-2)*0.1; 
P((i-l)*i/2+j,3)=(i-l)*0.l*(j-l)*0.1;
end
end
s=P\K
error=P*s-K; 
errorratio=error./K; 
max(errorratio)
A .3 Calculation for rj* of 2-input NOR Gate
The program is dedicated to calculate the r f  for 2-input NOR gate with the reliabil­
ities collected from A.I. By comparing |/ '(x ) | with 1, r f is obtained.
clear clc 
ssl =[
1.0000 1.0000 0.9897 0.9393 0.8788
0 .8 2 1 8 0 .7 7 8 6 0 .7441 0 .7178 0.6925
0.6751 0.6568 0.6441 0.6335 0.6233;
0 -0.0002 -0.0271 -0.0575 -0.0645
0.0582 -0.0532 -0.0480 -0.0438 -0.0343
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-0 .0316 -0.0237 -0.0236 -0.0211 -0.0154;
0 0.0003 0.0647 0.1760 0.2486
0.2858 0.3030 0.3064 0.2981 0.2795
0.2685 0.2506 0.2446 0.2284 0.2111];
K
0.6190 0.6088 0.5996 0.5950 0.5872
0.5813 0.5801 0.5753 0.5715 0.5664
0.5634 0.5609 0.5565 0.5487 0.5512;
-0.0207 -0.0137 -0.0088 -0.0084 -0.0048
-0.0004 -0.0040 -0.0027 -0.0024 0.0038
0.0054 0.0040 0.0069 0.0136 0.0089;
0.2100 0.1912 0.1753 0.1669 0.1614
0.1478 0.1480 0.1428 0.1392 0.1224
0.1135 0.1171 0.1042 0.0973 0.0984];
ss3= [
0.5499 0.5470 0.5442 0.5412 0.5404
0.5395 0.5374 0.5354 0.5331 0.5331
0.5304 0.5269 0.5267 0.5235 0.5221;
0.0110 0.0103 0.0142 0.0136 0.0148
0.0157 0.0167 0.0169 0.0200 0.0192
0.0191 0.0254 0.0248 0.0272 0.0295;
0.0897 0.0921 0.0815 0.0840 0.0780
0 .0 7 3 3 0 .0 6 7 7 0 .0721 0 .0653 0 .0 6 1 7
0.0650 0.0502 0.0504 0.0460 0.0407];
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ss4= [
0.5219 0.5226 0.5192 0.5172 0.5173 0.5184;
0.0276 0.0263 0.0306 0.0325 0.0323 0.0283;
0.0443 0.0442 0.0364 0.0307 0.0315 0 .0369];
s s = [ s s l , s s 2 ,s s 3 , s s 4 ] ;
S2=solve(»a0=0.9897» ,’a l= -0 .0271»,*a2=0.0647 * , ’e ta= 0 .0 2 ’ , 
’a0+x*(2-4*a0+2*al)+x*x*(-l+2*a0-8*al+a2)
+x*x*x*(4*al-4*a2)+x*x*x*x*2*a2=x’ )
x= .38430165546097061335289602172135; a0=0.9897;a l= -0 .0271;a2=0.0647; 
daoshu2=
abs ( (2-4*a0+2*al) +x*2* (-l+2*a0-8*al+a2) +x*x*3* (4*al-4*a2) +x*x*x*4*2*a2) 
daoshu2=l.1772;
S3=solve(»a0=0.9393 *,»a l—0.0575’ ,* a2=0.1760»,»e ta= 0 . 03 ’ ,
’aO+x*(2-4*a0+2*al)+x*x*(-l+2*a0-8*al+a2)
+x*x*x*(4*al-4*a2)+x*x*x*x*2*a2=x*)
x= .39110792502617101953124427236501; a0=0.9393;a l= -0 .0575;a2=0.1760; 
daoshu3=
a b s ( (2-4*a0+2*al) +x*2*(-l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2) 
daoshu3=l.0318;
S4=solve( ’a0=0.8788 * ,1a l= -0 .0645’ , ’a2=0.2486’ , ’e ta= 0 .0 4 ’ ,
’ aO+x* (2-4*a0+2*al)+x*x* (-l+2*a0-8*al+a2)
+x*x*x*(4*al-4*a2)+x*x*x*x*2*a2=x’)
x=.39855168966584040807999964690406; a0=0.8788;a l —0.0 6 4 5 ;a2=0.2486;
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daoshu4=
abs((2-4*a0+2*al)+x*2*(-l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2) 
'/, daoshu4=0.9018;
S5=solve(’a0=0.8218’,’al=-0.0582 *,»a2=0.2858 *,’eta=0.05*,
’aO+x*(2-4*a0+2*al)+x*x*(-l+2*a0-8*al+a2)
+x*x*x* (4*al-4*a2) +x*x*x*x*2*a2=x ’)
x=.40562682844793606412379201618205; a0=0.8218;al— 0.0582;a2=0.2858; 
daoshu5=
abs((2-4*a0+2*al)+x*2*(-l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2) 
daoshu5=0.7985;
S6=solve(’a0=0.7786‘ »al— 0.0532»,»a2=0.3030»,’eta=0.06»,
*aO+x*(2-4*a0+2*al)+x*x*(-l+2*a0-8*al+a2)
+x*x*x*(4*al-4*a2)+x*x*x*x*2*a2=x’)
x=.41182834861314188595580724704232; a0=0.7785;al— 0.0532;a2=0.3030; 
daoshu6=
abs((2-4*a0+2*al)+x*2*(-l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2) 
daoshu6=0.7171;
'/, S25=solve (»a0=0.5634»,’al-0.0054», * a2=0.1135», * eta=0.25»,
’aO+x* (2-4*a0+2*al)+x*x*(-l+2*a0-8*al+a2)
+x*x*x*(4*al-4*a2)+x*x*x*x*2*a2=x’)
x=.46119747479344398387555401845264; a0=0.5634;al=0.054;a2=0.1135; 
daoshu25=
abs((2-4*a0+2*al)+x*2*(-l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2) 
daoshu6=0.3852;
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*/. S=solve (» aO=l. 1208-6.0 5 * e ta» , ’a l= -0 .0365-0. 7 * e ta ’ , * a2= -0 .0418+7.2 6 * e ta ’ 
’e t a ^ .O S S ' ,
’aO+x*(2-4*a0+2*al)+x*x*(-l+2*a0-8*al+a2)
+x*x*x* (4*al-4*a2)+x*x*x*x*2*a2=x ’ )
x= .39471104834237266454313863420964; a0=0.90905;a l —0 .0 6 1 ;a2=0.2123; 
daoshu=
a b s ( (2-4*a0+2*al) +x*2*( - l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2) 
daoshu6=0.9661;
S = so lv e (’aO=l.1208-6 .05*eta’ , ’a l= -0 .0365-0.7 * e ta ’ , ’a2= -0 .0418+7.26*eta* , 
, e ta= 0 .0325’ ,
’aO+x*(2-4*a0+2*al)+x*x*(-l+2*a0-8*al+a2)
+x*x*x*(4*al-4*a2)+x*x*x*x*2*a2=x’) 
x= .39288094782631372330944845154668;
a0=0.924175;a l —0 .59250000000000000000000000000000e-l; a2=0.19415; 
daoshu=
abs C (2-4*a0+2*al) +x*2* (-l+2*a0-8*al+a2)+x*x*3* (4*al-4*a2) +x*x*x*4*2*a2) 
daoshu6=0.9988;
S=solve ( ’aO=l. 1208-6.05+eta V  a l —0.0365-0. 7 * e ta ’ ,»a2= -0 .0418+7.26*eta *, 
’e ta= 0 .0 3 2 ’ ,
’ aO+x* (2-4*a0+2*al) +x*x* (-l+2*a0-8*al+a2) +x*x*x* (4*al-4*a2) +x*x*x*x*2*a2=x 
x=.39252184868858686565445126061987;
a0=0.9272000;a l= -0 .58900000000000000000000000000000e-l; a2=0.19052; 
daoshu=
abs ( (2-4*a0+2*al)+x*2* (-l+2*a0-8*al+a2)+x*x*3* (4*al-4*a2) +x*x*x*4*2*a2)
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daoshu6=1.0054;
S = so lve(, a 0 = l.1208 -6 .0 5 * e ta ’ , ’a l= -0 .0365-0 .7 * e ta ’ , ’a2= -0 .0418+7.26*eta’ , 
’e ta= 0 .0324’ ,
> aO+x*(2-4*a0+2*al) +x*x* ( - l+2*a0-8*al+a2) +x*x*x* (4*al-4*a2) +x*x*x*x*2*a2=x ’ ) 
x= .39280894594434976144240266055196;
a0=0.92478;a l= -0 . 59180000000000000000000000000000e-l; a2=0.193424; 
daoshu=
abs((2-4*a0+2*al)+x*2*(-l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2) 
daoshu6=l.0001;
S = so lve(, a 0 = l.1208-6.05*eta’ , ’a l= - 0 .0365-0.7 * e ta ’ , ’a2= -0 .0418+7.26*eta* ,
’e ta = 0 .03242’ ,
’ aO+x* (2-4*a0+2*al) +x*x* (-l+2*a0-8*al+a2)+x*x*x* (4*al-4*a2) +x*x*x*x*2*a2=x')  
x= .39282333902252856368667680843748;
a0=0.924659;a l= -0 . 59194000000000000000000000000000e-l; a2=0.193569200; 
daoshu=
a b s ( (2-4*a0+2*al) +x*2*(-l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2) 
daoshu6=0.9998;
S = so lve(, aO=l.1208-6 .05*etaJ , ’a l= - 0 .0365-0.7 * e ta>, ’a2= -0 .0418+7.2 6 * e ta ’ ,
’e ta = 0 .03241’ ,
, a0+x*(2-4*a0+2*al)+x*x*(-l+2*a0-8*al+a2)+x*x*x*(4*al-4*a2)+x*x*x*x*2*a2=x, ) 
x= .39281614202751588562645501680364; 
a0=0.9247195;a l= -0 .59187e-l; a2=0.1934966; 
daoshu=
abs((2-4*a0+2*al)+x*2*(-l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2)
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daoshu6=0.9999;
S=solve(’aO=l. 1208-6.05*eta’, ’al=-0.0365-0.7*eta’, ’a2=-0.0418+7.26*eta’,
’eta=0.032405’,
’aO+x*(2-4*a0+2*al)+x*x*(-l+2*a0-8*al+a2)+x*x*x*(4*al-4*a2)+x*x*x*x*2*a2=x’)
x= .39281254387196096367341749927720;
a0=0.92474975;al=-0.5918350e-l;a2=0.1934603;
daoshu=
abs((2-4*a0+2*al)+x*2*(-l+2*a0-8*al+a2)+x*x*3*(4*al-4*a2)+x*x*x*4*2*a2) 
daoshu6=l.0000;
xx=0.03:0.01:0.04; yl=ss(l,4:5); Pl=ones(2,2); Pl(:,2)=xx; Kl=yl’; 
sl=Pl\Kl; sl=[l.1208,-6.05] figure;plot(xx,yl,’r+’) hold on 
plot(xx,sl(l)+sl(2)*xx,’b ’)
y2=ss(2,4:5); P2=ones(2,2); P2(:,2)=xx; K2=y2’; s2=P2\K2; 
s2= [-0.0365,-0.7] figure;plot(xx,y2,’r+’) hold on 
plot(xx,s2(l)+s2(2)itxx, ’b ’)
y3=ss(3,4:5); P3=ones(2,2); P3(:,2)=xx; K3=y3’; s3=P3\K3; 
sl=[-0.0418,7.26] figure;plot(xx,y3,’r+’) hold on 
plot(xx,s3(l)+s3(2)*xx,’b ’)
A.4 Stages of 2-input NAND Gate
The program is dedicated to compare the reliabilities with rj > r f  and t] < r f  for 
2-input NAND Gate
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clear
k=120;
eta=0.03; 
aO=1.000; 
al=-0.0709; 
a2=0.051;
x=zeros(l,k);
z=zeros(l,k);
r=zeros(l,k);
x(l)=0.7;
for i=l:k
r(i)=a0+al*2*x(i)+a2*x(i)*x(i); 
z(i)=r(i)+(2*r(i)-l)*(x(i)*x(i)-2*x(i)); 
x(i+l)=z(i);
end
i = l : k ;
plot(i,r(i),* o3)
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hold on
etaa=0.04; 
aa0=l.0002; 
aal=-0.1366; 
aa2=0.1164
xx=zeros(l,k); 
zz=zeros(l,k);
xx(l)=0.7;
rr=zeros(l,k);
for i=l:k
rr(i)=aa0+aal*2*xx(i)+aa2*xx(i)*xx(i); 
zz(i)=rr(i)+(2*rr(i)--l)*(xx(i)*xx(i)-2*xx(i)) ; 
xx(i+l)=zz(l);
end
i=l:k;
p l o t ( i , r r ( i ) , ’r * ’ ) 
plot(i,r(i)) 
plotCi,rr(i),’r ’)
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xlabel(’stage’) 
ylabel(’reliability’)
legend(’\eta=0.03’,’\eta=0.04’) 
title(’NAND 2input gate’)
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